

# SOP-8L Plastic-Encapsulate MOSFETS

## AO4622

Complementary Enhancement Mode Field Effect Transistor


### Features

- |                                  |           |                                     |
|----------------------------------|-----------|-------------------------------------|
|                                  | n-channel | p-channel                           |
| ■ $V_{DS}$ (V) =                 | 20V       | -20V                                |
| ■ $I_D$ = 7.3A ( $V_{GS}=4.5V$ ) |           | -5A ( $V_{GS}=-4.5V$ )              |
| ■ $R_{DS(ON)}$                   |           | $R_{DS(ON)}$                        |
| < 23m $\Omega$ ( $V_{GS}=10V$ )  |           | < 53m $\Omega$ ( $V_{GS} = -4.5V$ ) |
| < 30m $\Omega$ ( $V_{GS}=4.5V$ ) |           | < 87m $\Omega$ ( $V_{GS} = -2.5V$ ) |
| < 84m $\Omega$ ( $V_{GS}=2.5V$ ) |           |                                     |

Marking: B86

### Applications

The AO4622 uses advanced trench technology MOSFETs to provide excellent  $R_{DS(ON)}$  and low gate charge. The complementary MOSFETs may be used to form a level shifted high side switch, and for a host of other applications. Standard product AO4622 is Pb-free.



### Maximum Ratings ( $T_a=25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Value		Unit	
		N-channel	P-channel		
$V_{DS}$	Drain-Source voltage	20	-20	V	
$V_{GS}$	Gate-Source voltage	$\pm 16$	$\pm 12$	V	
$I_D$	Continuous Drain Current <sup>1, 6)</sup>	$T_A = 25^\circ\text{C}$	7.3	-5	A
		$T_A = 70^\circ\text{C}$	6.2	-4.2	
$I_{DM}$	Pulsed Drain Current <sup>2)</sup>	35	-25	A	
$P_D$	Power Dissipation	$T_A = 25^\circ\text{C}$	2	2	W
		$T_A = 70^\circ\text{C}$	1.44	1.44	
$I_{AR}$	Repetitive Avalanche Current <sup>2)</sup>	13	13	A	
$E_{AR}$	Repetitive Avalanche Energy 0.1mH <sup>2)</sup>	25	25	mJ	
$T_j, T_{stg}$	Operating Junction and Storage Temperature Range	-55 to +150		$^\circ\text{C}$	

### Thermal Characteristics

Symbol	Parameter	Device	Typ.	Max.	Unit
$R_{\theta JA}$	Maximum Junction-to-Ambient <sup>1)</sup>	N-ch	48	62.5	$^\circ\text{C/W}$
	Maximum Junction-to-Ambient <sup>1)</sup>	N-ch	74	110	
$R_{\theta JL}$	Maximum Junction-to-Lead <sup>3)</sup>	N-ch	35	40	$^\circ\text{C/W}$
$R_{\theta JA}$	Maximum Junction-to-Ambient <sup>1)</sup>	P-ch	48	62.5	$^\circ\text{C/W}$
	Maximum Junction-to-Ambient <sup>1)</sup>	P-ch	74	110	
$R_{\theta JL}$	Maximum Junction-to-Lead <sup>3)</sup>	P-ch	35	40	$^\circ\text{C/W}$

## N-Channel Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
<b>Static</b>						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	20			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 16V, V <sub>GS</sub> = 0V			1	μA
		V <sub>DS</sub> = 16V, V <sub>GS</sub> =0V, T <sub>J</sub> = 55°C			5	
I <sub>GSS</sub>	Gate-body Leakage current	V <sub>DS</sub> = 0V, V <sub>GS</sub> = ±16V			±100	nA
V <sub>GS(th)</sub>	Gate-Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	0.6	1.25	2	V
I <sub>D(ON)</sub>	On state drain current	V <sub>GS</sub> = 4.5V, V <sub>DS</sub> = 5V	35			A
R <sub>DS(on)</sub>	Drain-Source On-Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 7.3A		19	23	mΩ
		V <sub>GS</sub> = 10V, I <sub>D</sub> = 7.3A, T <sub>J</sub> = 55°C		28	33.6	
		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 6.4A		24	30	
		V <sub>GS</sub> = 2.5V, I <sub>D</sub> = 4.5A		67	84	
g <sub>fs</sub>	Forward Trans conductance	V <sub>DS</sub> = 5V, I <sub>D</sub> = 7.3A		17		S
I <sub>S</sub>	Maximum Body-Diode Continuous Current				3	A
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> = 1A		0.7	1	V
<b>Dynamic</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> = 0V V <sub>DS</sub> = 10V f = 1.0MHz		900	1100	pF
C <sub>oss</sub>	Output Capacitance			162		
C <sub>rss</sub>	Reverse Transfer Capacitance			105		
R <sub>g</sub>	Gate resistance	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V, f = 1MHz		1.8	2.7	Ω
<b>Switching</b>						
Q <sub>g(10V)</sub>	Total Gate Charge	V <sub>GS</sub> = 10V, I <sub>D</sub> = 10A, V <sub>DS</sub> = 6.5V		15	18	nC
Q <sub>g(4.5V)</sub>	Total Gate Charge			7.2	9	
Q <sub>gs</sub>	Gate-Source Charge			1.8		
Q <sub>gd</sub>	Gate-Drain Charge			2.8		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 10V, R <sub>L</sub> =1.4Ω, R <sub>GEN</sub> = 3Ω		4.5		ns
t <sub>r</sub>	Rise Time			9.2		
t <sub>d(off)</sub>	Turn-Off Delay Time			18.7		
t <sub>f</sub>	Fall Time			3.3		
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> = 7.3A, dI/dt = 100A/μs		18		ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge			9.5		nC

### Notes

- The value of R<sub>θJA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub> = 25°C. The value in any given application depends on the user's specific board design.
- Repetitive rating, pulse width limited by junction temperature.
- The R<sub>θJA</sub> is the sum of the thermal impedance from junction to lead R<sub>θJL</sub> and lead to ambient. R<sub>θJL</sub> and R<sub>θJC</sub> are equivalent terms referring to thermal resistance from junction to drain lead.
- The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.
- These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C. The SOA curve provides a single pulse rating.
- The current rating is based on the t ≤ 10s thermal resistance rating.

# N-Channel Typical Characteristics




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

## N-Channel Typical Characteristics (Cont.)




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)




Figure 11: Normalized Maximum Transient Thermal Impedance

## P-Channel Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
<b>Static</b>						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA	-20			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -16V, V <sub>GS</sub> = 0V			-1	μA
		V <sub>DS</sub> = -16V, V <sub>GS</sub> =0V, T <sub>J</sub> = 55°C			-5	
I <sub>GSS</sub>	Gate-body Leakage current	V <sub>DS</sub> = 0V, V <sub>GS</sub> = ±12V			±100	nA
V <sub>GS(th)</sub>	Gate-Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA	-1.3	-0.9	-0.5	V
I <sub>D(ON)</sub>	On state drain current	V <sub>GS</sub> = -4.5V, V <sub>DS</sub> = -5V	-25			A
R <sub>DS(on)</sub>	Drain-Source On-Resistance	V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -5A		44	53	mΩ
		V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -5A, T <sub>J</sub> = 125°C		59	71	
		V <sub>GS</sub> = -2.5V, I <sub>D</sub> = -4.2A		67	87	
g <sub>fs</sub>	Forward Trans conductance	V <sub>DS</sub> = -5V, I <sub>D</sub> = -5A		13		S
I <sub>S</sub>	Maximum Body-Diode Continuous Current				-2.5	A
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> = -1A, V <sub>GS</sub> = 0V		-0.76	-1	V
<b>Dynamic</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> = 0V V <sub>DS</sub> = -10V f = 1.0MHz		800	960	pF
C <sub>oss</sub>	Output Capacitance			131		
C <sub>rss</sub>	Reverse Transfer Capacitance			103		
R <sub>g</sub>	Gate resistance	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V, f = 1MHz		6.7	10	Ω
<b>Switching</b>						
Q <sub>g(10V)</sub>	Total Gate Charge	V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -4.5A, V <sub>DS</sub> = -10V		15.5		nC
Q <sub>g(4.5V)</sub>	Total Gate Charge			7.4		
Q <sub>gs</sub>	Gate-Source Charge			1.3		
Q <sub>gd</sub>	Gate-Drain Charge			2.9		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>GS</sub> = -4.5V, V <sub>DS</sub> = -10V, R <sub>L</sub> =2Ω, R <sub>GEN</sub> = 3Ω		4.4		ns
t <sub>r</sub>	Rise Time			7.6		
t <sub>d(off)</sub>	Turn-Off Delay Time			44		
t <sub>f</sub>	Fall Time			13.5		
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> = -5A, dI/dt = 100A/μs		20		ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge			9		nC

### Notes

- The value of R<sub>θJA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub> = 25°C. The value in any given application depends on the user's specific board design.
- Repetitive rating, pulse width limited by junction temperature.
- The R<sub>θJA</sub> is the sum of the thermal impedance from junction to lead R<sub>θJL</sub> and lead to ambient. R<sub>θJL</sub> and R<sub>θJC</sub> are equivalent terms referring to thermal resistance from junction to drain lead.
- The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.
- These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C. The SOA curve provides a single pulse rating.
- The current rating is based on the t ≤ 10s thermal resistance rating.

# P-Channel Typical Characteristics




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

# P-Channel Typical Characteristics (Cont.)




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)




Figure 11: Normalized Maximum Transient Thermal Impedance