

SOP-8L Plastic-Encapsulate MOSFETS

LJ4525

N and P-Channel Enhancement Mode Power MOSFET


Features

- N-Channel: $V_{DS} = 40V$, $I_D = 7A$, $R_{DS(ON)} < 24m\Omega @ V_{GS} = 10V$
 $R_{DS(ON)} < 38m\Omega @ V_{GS} = 4.5V$
- P-Channel: $V_{DS} = -40V$, $I_D = -5A$ $R_{DS(ON)} < 38m\Omega @ V_{GS} = -10V$
 $R_{DS(ON)} < 50m\Omega @ V_{GS} = -4.5V$
- High power and current handling capability
- Lead free product is acquired
- Surface mount package

Marking: A55

Description

The NCE4525 uses advanced trench technology to provide excellent $R_{DS(ON)}$ and low gate charge. The complementary MOS-FETS may be used to form a level shifted high side switch, and for a host of other applications.



Absolute Maximum Ratings

Symbol	Parameter	N-Channel	P-Channel	Unit
V_{DS}	Drain Current Voltage	40	-40	V
V_{GS}	Gate-Source Voltage	±12	±12	V
I_D	Continuous Drain Current $T_A = 25^\circ C$	7	-5	A
	Continuous Drain Current $T_A = 70^\circ C$	5.8	-4.2	
I_{DM}	Pulsed Drain Current ¹⁾	30	-30	A
P_D	Maximum Power Dissipation $T_A = 25^\circ C$	2.0	2.0	W
T_J, T_{STG}	Operating Junction and Storage Temperature Range	-55 to + 150	-55 to + 150	$^\circ C$

Thermal Resistance

Symbol	Parameter		Max	Unit
$R_{\theta JA}$	Junction-to-Ambient ^(Note 2)	N-Ch	62.5	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient ^(Note 2)	P-Ch	62.5	

N-CH Electrical Characteristics (T_J=25°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _{(BR)DSS}	Drain-to-Source breakdown voltage	V _{GS} = 0V, I _D = 250μA	40			V
I _{DSS}	Drain-to-Source leakage current	V _{DS} = 40V, V _{GS} = 0V			1	μA
I _{GSS}	Gate-to-Source forward leakage	V _{GS} = ±10V, V _{DS} = 0V			±10	μA
V _{GS(th)}	Gate threshold voltage ^(Note 3)	V _{DS} = V _{GS} , I _D = 250μA	1	1.5	2	V
R _{DS(on)}	Static drain-to-source on-resistance ^(Note 3)	V _{GS} = 10V, I _D = 6A		19.5	24	mΩ
		V _{GS} = 4.5V, I _D = 5A		29	38	
g _{fs}	Forward Trans conductance ^(Note 3)	V _{DS} = 5V, I _D = 6A	15			S
Q _g	Total Gate Charge ^(Note 4)	V _{DS} = 20V, I _D = 6A, V _{GS} = 10V		8.9		nC
Q _{gs}	Gate-to-Source Charge			2.4		
Q _{gd}	Gate-to-Drain ("Miller") Charge			1.4		
t _{d(on)}	Turn-On Delay Time ^(Note 4)	V _{DD} = 15V, R _L = 2.5Ω V _{GS} = 10V, R _{GEN} = 3Ω		4.5		nS
t _r	Rise Time			2.5		
t _{d(off)}	Turn-Off Delay Time			14.5		
t _f	Fall Time			3.5		
C _{iss}	Input Capacitance ^(Note 4)	V _{GS} = 0V, V _{DS} = 20V, f = 1.0MHz		516		pF
C _{oss}	Output Capacitance			82		
C _{rss}	Reverse Transfer Capacitance			43		
V _{SD}	Diode Forward Voltage ^(Note 3)	V _{GS} = 0V, I _S = 6A		0.8	1.2	V

P-CH Electrical Characteristics (T_J=25°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _{(BR)DSS}	Drain-to-Source breakdown voltage	V _{GS} = 0V, I _D = -250μA	-40			V
I _{DSS}	Drain-to-Source leakage current	V _{DS} = -40V, V _{GS} = 0V			-1	μA
I _{GSS}	Gate-to-Source forward leakage ^(Note 3)	V _{GS} = ±10V, V _{DS} = 0V			±10	μA
V _{GS(th)}	Gate threshold voltage ^(Note 3)	V _{DS} = V _{GS} , I _D = -250μA	-1	-1.5	-2	V
R _{DS(on)}	Static drain-to-source on-resistance ^(Note 3)	V _{GS} = -10V, I _D = -5A		32	38	mΩ
		V _{GS} = -4.5V, I _D = -4A		39	50	
g _{fs}	Forward Trans conductance	V _{DS} = -5V, I _D = -5A	10			S
Q _g	Total Gate Charge ^(Note 4)	V _{DS} = -20V, I _D = -5A, V _{GS} = -10V		17		nC
Q _{gs}	Gate-to-Source Charge			3.4		
Q _{gd}	Gate-to-Drain ("Miller") Charge			3.2		
t _{d(on)}	Turn-On Delay Time ^(Note 4)	V _{DD} = -20V, R _L = 2.3Ω V _{GS} = -10V, R _{GEN} = 6Ω		6.2		ns
t _r	Rise Time			8.4		
t _{d(off)}	Turn-Off Delay Time			44.8		
t _f	Fall Time			16		
C _{iss}	Input Capacitance ^(Note 4)	V _{GS} = 0V, V _{DS} = -20V, f = 1.0MHz		940		pF
C _{oss}	Output Capacitance			97		
C _{rss}	Reverse Transfer Capacitance			72		
V _{SD}	Diode Forward Voltage ^(Note 3)	V _{GS} = 0V, I _S = -5A			-1.2	V

Note:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production.

N- Channel Typical Characteristics




Figure 1: Switching Test Circuit




Figure 2: Switching Waveforms




Figure 3 Output Characteristics




Figure 4 Transfer Characteristics




Figure 5 Drain-Source On-Resistance




Figure 6 Drain-Source On-Resistance




Figure 7 Rds(on) vs Vgs




Figure 8 Power Dissipation

N- Channel Typical Characteristics(Cont.)




Figure 9 Gate Charge




Figure 10 Source- Drain Diode Forward




Figure 11 Capacitance vs Vds




Figure 12 Safe Operation Area




Figure 13 Normalized Maximum Transient Thermal Impedance

P- Channel Typical Characteristics




Figure 1 Output Characteristics




Figure 4 Rdson-Junction Temperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward

P- Channel Typical Characteristics(Cont.)




Figure 7 Capacitance vs Vds




Figure 9 Power Dissipation




Figure 8 Safe Operation Area




Figure 10 $V_{GS(th)}$ vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance